

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DA	E FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/852,683	05/11/200	l Kaoru Adachi	0905-0259P-SP	4835	
2292	7590 10	06/2004	EXAMINER		
BIRCH STEWART KOLASCH & BIRCH PO BOX 747			LEE, CHRIS	LEE, CHRISTOPHER E	
	, JRCH, VA 220	0-0747	ART UNIT	ART UNIT PAPER NUMBER	
	•		2112		
			DATE MAILED: 10/06/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Auglication No.	Applicant/	$\mathcal{A}$
	Application No.	Applicant(s)	
Office Action Summary	09/852,683	ADACHI, KAORU  Art Unit	
emeericae damma,	Examiner Christopher E. Lee	2112	
The MAILING DATE of this communication	· · · · · · · · · · · · · · · · · · ·		
Period for Reply  A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 Clafter SIX (6) MONTHS from the mailing date of this communication  - If the period for reply specified above is less than thirty (30) days,  - If NO period for reply is specified above, the maximum statutory provided to reply within the set or extended period for reply will, by any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).  Status  1) Responsive to communication(s) filed on 2a) This action is FINAL.	EPLY IS SET TO EXPIRE 3 M ON. FR 1.136(a). In no event, however, may a r on. a reply within the statutory minimum of third seriod will apply and will expire SIX (6) MON statute, cause the application to become AE mailing date of this communication, even if  18 August 2004. This action is non-final.	ONTH(S) FROM  eply be timely filed  y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133). imely filed, may reduce any	
3) Since this application is in condition for all closed in accordance with the practice un			
Disposition of Claims			
4)  Claim(s) 1-4 and 6-18 is/are pending in the 4a) Of the above claim(s) is/are with 5)  Claim(s) is/are allowed. 6)  Claim(s) 1-4 and 6-18 is/are rejected. 7)  Claim(s) is/are objected to. 8)  Claim(s) are subject to restriction as	hdrawn from consideration.		
Application Papers			
9) The specification is objected to by the Exa 10) The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the specific speci	accepted or b) objected to o the drawing(s) be held in abeyar orrection is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121(d	).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for fo a) All b) Some * c) None of:  1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International B * See the attached detailed Office action for	ments have been received. ments have been received in A e priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-94  3) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date	Paper No(	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 	

Application/Control Number: 09/852,683 Page 2

Art Unit: 2112 RCE Non-Final Office Action

#### **DETAILED ACTION**

## Receipt Acknowledgement

1. Receipt is acknowledged of the After Final Amendment filed on 2<sup>nd</sup> of June 2004. Claims 1-4 and 6 have been amended; no claim has been canceled; and claims 7-18 have been newly added since the Final Office Action was mailed on 18<sup>th</sup> of March 2004.

5

10

2. Receipt is acknowledged of the request filed on 18<sup>th</sup> of August 2004 for a Request for Continued Examination (RCE) under 37 CFR 1.114 based on the Application No. 09/852,683, which the request is acceptable and an RCE has been established. Currently, claims 1-4 and 6-18 are pending in this application.

### Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 10-18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The claim 10 recites the limitation "the corresponding lower-speed access devices" in line 14. There is insufficient antecedent basis for this limitation in the claim. Therefore, the term "the corresponding lower-speed access devices" could be considered as --corresponding lower-speed access devices-- since it is not clearly defined in the claims. The claims 11-18 are dependent claims of the claim 10.

#### Claim Rejections - 35 USC § 103

- 5. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 6. Claims 1, 6 and 10-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nozuyama

  [US 5,862,359 A] in view of Nakajima et al. [JP 2000020459 A; hereinafter Nakajima] and Kelley et al.

  [US 6,134,621 A; hereinafter Kelley].

10

15

RCE Non-Final Office Action

Referring to claim 1, Nozuyama discloses an integrated circuit (i.e., LSI 10 of Fig. 1) in which a plurality of devices (i.e., functional blocks 11-20 in Fig. 3) and a control circuit (e.g., CPU 11 of Fig. 1) for controlling transfers of data with said devices (See col. 3, lines 18-23), wherein these devices are connected by a common bus (i.e., divisional busses 21-23, 232 and 233 in Fig. 3), said integrated circuit comprising: a plurality of switch circuits (i.e., bus switches 3 and 3a in Fig. 3), each for performing control to turn on and off (i.e., connection/disconnection) said bus connection between one device and another device (See col. 3, lines 29-41 and col. 6, lines 9-39); and at least one switch control circuit (i.e., decoders 4 and 4a in Fig. 3) for controlling said switch circuits (See col. 2, lines 21-25).

Nozuyama does not expressly teach said plurality of devices comprising a device for high-speed access, and two or more devices for lower-speed access in said integrated circuit and said control circuit for controlling in such a manner that transfers of data with said device for high-speed access takes priority over data transfers with said devices for lower-speed access, each of said switching circuit for performing said control to turn on and off said bus connection between said device for high-speed access and a corresponding one of said devices for lower-speed access; and said at least one switch control circuit for

corresponding one of said devices for lower-speed access; and said at least one switch control circuit for controlling said switch circuits so as to turn off said bus connection between said device for high-speed access and each of said devices for lower-speed access when data is transferred to said device for high-speed access, and turn on said bus connection between said device for high-speed access and at least one of said devices for lower-speed access when data is transferred to at least one of said devices for lower-speed access.

Nakajima discloses a quick access control system for CPU (See Abstract), wherein a plurality of devices (i.e., CPU 1, FROM 2a, SRAM 2b, I/O 3a and LAP-B 3b in Fig. 1) comprising a device for high-speed access (e.g., SRAM 2b of Rapid Access Field 2 in Fig. 1), and two devices for lower-speed access (e.g., I/O 3a and LAP-B 3b in Fig. 1) in an integrated circuit (i.e., electronic instrument in Fig. 1) and a control circuit (i.e., bus control section 6 of Fig. 1) for controlling transfer of data to these devices (See Solution

5

10

15

20

in Abstract) are connected by a common bus (i.e., data bus 4 of Fig. 1) in such a manner that transfer of data to said device for high-speed access (i.e., SRAM 2b of Fig. 1) takes priority over data transfers with said devices for lower-speed access (See col. 5, lines 16-20 and col. 6, line 39 through col. 7, line 1; i.e., wherein in fact that if the access instructions to which access operation to the rapid access field from the CPU is urged are detected, it constitutes from the bus control section which carries out change control of the bus switch so that the data bus between the usual access field may usually be carried out to the CPU at OFF implies that said common bus operates in such a manner that transfer of data to said device for highspeed access takes priority over data transfers with said devices for lower-speed access), a switching circuit (i.e., bus switch 5 of Fig. 1) for performing control to turn on and off (i.e., ON/OFF) said bus connection between said device for high-speed access and a corresponding one of said devices for lowerspeed access (See col. 6, line 39 through col. 7, line 32); and a switch control circuit (i.e., bus control section 6 of Fig. 1) for controlling said switch circuit so as to turn off said bus connection between said device for high-speed access and each of said devices for lower-speed access (e.g., between SRAM 2b of Rapid Access Field 2 and LAP-B 3b of Usual Access Field 3 in Fig. 1) when data is transferred to said device for high-speed access (See col. 6, line 47 through col. 7, line 1), and turn on said bus connection between said device for high-speed access and at least one of said devices for lower-speed access (i.e., between SRAM 2b of Rapid Access Field 2 and LAP-B 3b of Usual Access Field 3 in Fig. 1) when data is transferred to at least one of said devices for lower-speed access (See col. 6, lines 39-47). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said quick access control mechanism, as disclosed by Nakajima, in said integrated circuit, as disclosed by Nozuyama, for the advantage of offering a rapid access control system of said high-speed access device (i.e., CPU) which realizes smooth rapid access among the rapid access fields for said high-speed access devices (See Nakajima, col. 3, lines 28-31).

10

15

20

Nozuyama, as modified by Nakajima, does not expressly teach said device for high-speed access, said devices for lower-speed access and said switch control circuit each operates in synchronization with common clock pulses, said common clock pulses having a period that varies based on said access speed of said device to be accessed.

Kelley discloses a variable slot configuration for multi-speed bus (See Abstract), wherein a device for high-speed access (i.e., 66 MHz card), a device for low-speed access (i.e., 33 MHz card) and a switch control circuit (i.e., frequency control logic 121 of Fig. 1) each operates in synchronization with common clock pulses (i.e., clock 112 from clock control 66/33 MHz 111 in Fig. 1; See col. 2, lines 15-21), said common clock pulses having a period that varies (i.e., clock periods for 33 MHz or 66MHz) based on said access speed of said device to be accessed (i.e., based on access 66MHz card or 33 MHz card; See Fig. 3). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said common clock pulses control, as disclosed by Kelly, in said integrated circuit, as disclosed by Nozuyama, as modified by Nakajima, for the advantage of providing mechanism to drive said high-speed access device and said low-speed access device (i.e., 33 MHz card and 66 MHz card) in synchronization with said low-speed clock pulses (i.e., 33 MHz; See Kelly, col. 1, lines 22-41).

Referring to claim 6, Nozuyama discloses a method of controlling an integrated circuit (i.e., a method of data transfer bus provided between a plurality of functional blocks inside LSI 10 of Fig. 1; See col. 1, lines 6-13) in which a plurality of devices (i.e., functional blocks 11-20 in Fig. 3) and a control circuit (e.g., CPU 11 of Fig. 1) for controlling transfer of data with said devices (See col. 3, lines 18-23), wherein these devices are connected by a common bus (i.e., divisional busses 21-23, 232 and 233 in Fig. 3), said method comprising: providing a plurality of switch circuits (i.e., providing bus switches 3 and 3a in Fig. 3), each for performing control to turn on and off (i.e., connection/disconnection) said bus connection between one device and another device (See col. 3, lines 29-41 and col. 6, lines 9-39); and controlling said switch circuits (See col. 2, lines 21-25).

5

10

15

20

Nozuyama does not expressly teach said plurality of devices comprising a device for high-speed access, and two or more devices for lower-speed access in said integrated circuit and said control circuit for controlling in such a manner that transfers of data with said device for high-speed access takes priority over data transfers with said devices for lower-speed access, each of said switching circuit for performing said control to turn on and off said bus connection between said device for high-speed access and a corresponding one of said devices for lower-speed access; and said controlling said switch circuits so as to turn off said bus connection between said device for high-speed access and each of said devices for lower-speed access when data is transferred to said device for high-speed access and turn on said bus connection between said device for high-speed access and at least one of said devices for lower-speed access when data is transferred to at least one of said devices for lower-speed access.

Nakajima discloses a method for quick accessing control system for CPU (See Abstract), wherein a plurality of devices (i.e., CPU 1, FROM 2a, SRAM 2b, I/O 3a and LAP-B 3b in Fig. 1) comprising a device for high-speed access (e.g., SRAM 2b of Rapid Access Field 2 in Fig. 1), and two devices for lower-speed access (e.g., I/O 3a and LAP-B 3b in Fig. 1) in an integrated circuit (i.e., electronic instrument in Fig. 1) and a control circuit (i.e., bus control section 6 of Fig. 1) for controlling transfer of data to these devices (See Solution in Abstract) are connected by a common bus (i.e., data bus 4 of Fig. 1) in such a manner that transfer of data to said device for high-speed access (i.e., SRAM 2b of Fig. 1) takes priority over data transfers with said devices for lower-speed access (See col. 5, lines 16-20 and col. 6, line 39 through col. 7, line 1; i.e., wherein in fact that if the access instructions to which access operation to the rapid access field from the CPU is urged are detected, it constitutes from the bus control section which carries out change control of the bus switch so that the data bus between the usual access field may usually be carried out to the CPU at OFF implies that said common bus operates in such a manner that transfer of data to said device for high-speed access takes priority over data transfers with said devices for lower-speed access), a switching circuit (i.e., bus switch 5 of Fig. 1) for performing control to turn on and

10

15

off (i.e., ON/OFF) said bus connection between said device for high-speed access and a corresponding one of said devices for lower-speed access (See col. 6, line 39 through col. 7, line 32); and a switch control circuit (i.e., bus control section 6 of Fig. 1) for controlling said switch circuit so as to turn off said bus connection between said device for high-speed access and each of said devices for lower-speed access (e.g., between SRAM 2b of Rapid Access Field 2 and LAP-B 3b of Usual Access Field 3 in Fig. 1) when data is transferred to said device for high-speed access (See col. 6, line 47 through col. 7, line 1), and turn on said bus connection between said device for high-speed access and at least one of said devices for lower-speed access (i.e., between SRAM 2b of Rapid Access Field 2 and LAP-B 3b of Usual Access Field 3 in Fig. 1) when data is transferred to at least one of said devices for lower-speed access (See col. 6, lines 39-47).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said quick access control mechanism, as disclosed by Nakajima, in said integrated circuit, as disclosed by Nozuyama, for the advantage of offering a rapid access control system of said high-speed access device (i.e., CPU) which realizes smooth rapid access among the rapid access fields for said high-speed access devices (See Nakajima, col. 3, lines 28-31).

Nozuyama, as modified by Nakajima, does not expressly teach operating said device for high-speed access, said devices for lower-speed access and said switch control circuit in synchronization with common clock pulses, said common clock pulses having a period that varies based on said access speed of said device to be accessed.

Kelley discloses a method of a variable slot configuration for multi-speed bus (See Abstract), wherein operating a device for high-speed access (i.e., 66 MHz card), a device for low-speed access (i.e., 33 MHz card) and a switch control circuit (i.e., frequency control logic 121 of Fig. 1) each operates in synchronization with common clock pulses (i.e., clock 112 from clock control 66/33 MHz 111 in Fig. 1; See col. 2, lines 15-21), said common clock pulses having a period that varies (i.e., clock periods for 33

10

15

20

MHz or 66MHz) based on said access speed of said device to be accessed (i.e., based on access 66MHz card or 33 MHz card; See Fig. 3).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said method for common clock pulses control, as disclosed by Kelly, in said method of controlling said integrated circuit, as disclosed by Nozuyama, as modified by Nakajima, for the advantage of providing mechanism to drive said high-speed access device and said low-speed access device (i.e., 33 MHz card and 66 MHz card) in synchronization with said low-speed clock pulses (i.e., 33 MHz; See Kelly, col. 1, lines 22-41).

Referring to claim 10, Nozuyama discloses an integrated circuit (i.e., LSI 10 of Fig. 1) comprising: three or more devices (i.e., functional blocks 11-20 in Fig. 3); a processor (i.e., CPU 11 of Fig. 1) configured to control data transfers for each said devices (See col. 3, lines 18-23); and a bus (i.e., divisional busses 21-23, 232 and 233 in Fig. 3) operably connecting each of said devices to said processor such that said data transfers are performed over said bus (See col. 3, lines 29-41), said bus including a switch for said devices (i.e., bus switches 3 and 3a for functional blocks 11-20 in Fig. 3), wherein each switch (e.g., bus switch 3 of Fig. 1) is configured to disable a bus connection (i.e., disconnection) between corresponding devices (i.e., corresponding functional blocks, e.g., functional blocks 13 and 14 in Fig. 1) and said processor (i.e., CPU 11 of Fig. 1; See col. 6, lines 9-39).

Nozuyama does not expressly teach said devices including a first device configured for high-speed access and at least two devices configured for lower-speed access relative to said first; and said bus including said switch for each of said lower-speed access devices, wherein each switch is configured to disable a bus connection between corresponding lower-speed access devices and said processor when a data transfer performed with high-speed access device.

Nakajima discloses a quick access control system for CPU (See Abstract), wherein a plurality of devices (i.e., CPU 1, FROM 2a, SRAM 2b, I/O 3a and LAP-B 3b in Fig. 1) including a first device configured for

10

15

20

high-speed access (e.g., SRAM 2b of Rapid Access Field 2 in Fig. 1) and at least two devices (e.g., I/O 3a and LAP-B 3b in Fig. 1) configured for lower-speed access relative to said first (i.e., said I/O 3a and LAP-B 3b being located in Usual Access Field 3 in Fig. 1); and a bus (i.e., data bus 4 of Fig. 1) including a switch (i.e., bus switch 5 of Fig. 1) being configured to disable a bus connection (i.e., disconnection) between corresponding lower-speed access devices (i.e., I/O and LAP-B) and a processor (i.e., CPU 1 of Fig. 1) when a data transfer performed with high-speed access device (See col. 6, line 47 through col. 7, line 1).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said quick access control mechanism, as disclosed by Nakajima, in said integrated circuit, as disclosed by Nozuyama, for the advantage of offering a rapid access control system of said high-speed access device (i.e., CPU) which realizes smooth rapid access among the rapid access fields for said high-speed access devices (See Nakajima, col. 3, lines 28-31).

Nozuyama, as modified by Nakajima, does not expressly teach said three or more devices being configured to operate in synchronization with a common clock signal, wherein a period of said common clock signal varies based on an access speed of said device associated with said data transfer being performed over said bus.

Kelly discloses a variable slot configuration for multi-speed bus (See Abstract), wherein three or more devices (e.g., 66 MHz cards and 33 MHz cards on SLOT#1-4 117, 119, 127 and 129 in Fig. 1) being configured to operate in synchronization with a common clock signal (i.e., clock 112 from clock control 66/33 MHz 111 in Fig. 1; See col. 2, lines 15-21), wherein a period of said common clock signal varies (i.e., clock periods for 33 MHz or 66MHz) based on an access speed of said device associated with said data transfer being performed over said bus (i.e., based on access 66MHz card or 33 MHz card over PCI bus 115 in Fig. 1; See Fig. 3).

10

15

20

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said common clock pulses control, as disclosed by Kelly, in said integrated circuit, as disclosed by Nozuyama, as modified by Nakajima, for the advantage of providing mechanism to drive said high-speed access device and said low-speed access device (i.e., 33 MHz card and 66 MHz card) in synchronization with said low-speed clock pulses (i.e., 33 MHz; See Kelly, col. 1, lines 22-41).

Referring to claim 11, Nakajima teaches a switch controller (i.e., bus control section 6 of Fig. 1) configured to control said switch (i.e., bus switch 5 of Fig. 1) to disable said bus connection (i.e., disconnection) to said corresponding lower-access speed device (e.g., LAP-B 3b of Usual Access Field 3 in Fig. 1) when a data transfer is being performed with said first device (e.g., SRAM 2b of Rapid Access Field 2 in Fig. 1; See col. 6, line 47 through col. 7, line 1), and to enable said bus connection (i.e., connection) to said corresponding lower-access speed device (i.e., LAP-B 3b of Usual Access Field 3 in Fig. 1) when a data transfer is being performed with said corresponding lower-access speed device (See col. 6, lines 39-47).

Referring to claim 12, Nozuyama teaches each switch (i.e., bus switches 3 and 3a in Fig. 3) comprising a metal oxide semiconductor (i.e., CMOS switch circuit; See col. 6, lines 1-8) connected to said bus (i.e., divisional busses 21-23, 232 and 233 in Fig. 3).

Referring to claim 13, Nozuyama, as modified by Nakajima and Kelly, teaches all the limitations of the claim 13, such that Nakajima teaches said lower-speed access devices (i.e., devices in Usual Access Field 3 in Fig. 1) including second and third devices (i.e., I/O 3a and LAP-B 3b in Fig. 1), and Nozuyama teaches a first portion of said bus (i.e., divisional bus 21 in Fig. 3) operably connects said first device (e.g., functional block (ROM) 12 of Fig. 3) to said processor (e.g., functional block (CPU) 11 of Fig. 3), a second portion of said bus (i.e., divisional bus 23 in Fig. 3) operably connects (i.e., by the operation of bus switch 3 in Fig. 3) said second device (e.g., functional blocks 15 and 16 in Fig. 3) to said first portion of said bus (i.e., divisional bus 21 in Fig. 3), and a third portion of said bus (i.e., divisional

10

15

20

bus 232 in Fig. 3) connects (i.e., by the operation of bus switch 3a in Fig. 3) said third device (e.g., functional blocks 17 and 18 in Fig. 3) to said second portion of said bus (i.e., divisional bus 23 in Fig. 3), and said switch (i.e., bus switch 3 of Fig. 3) for said second device is configured to selectively enable and disable said second portion of said bus (See col. 3, lines 13-17), and said switch for said third device is configured to selectively enable and disable said third portion of said bus (See col. 6, lines 50-61).

Referring to claim 14, Nozuyama, as modified by Nakajima and Kelly, teaches said second device (i.e., functional blocks 15 and 16 in Fig. 3; Nozuyama) is configured for higher-speed access than said third device (i.e., functional blocks 17 and 18 in Fig. 3; Nozuyama). See Nakajima, col. 3, lines 16-27, and Nozuyama, col. 3, lines 29-53, for the suggestion of said high-speed access (i.e., high frequency operation) and said lower-speed access (viz., lower frequency operation) configuration.

Referring to claim 15, Nozuyama teaches at least one switch controller (i.e., decoders 4 and 4a in Fig. 3) configured to: control said switch (i.e., bus switch 3 of Fig. 3) for said second device (i.e., functional blocks 15 and 16 in Fig. 3) to disable said second portion of said bus (i.e., disconnect) when a data transfer is being performed with said first device (i.e., functional blocks 11 and 12 in Fig. 3; e.g., when a data transfer is performed between functional block (CPU) 11 and functional block (ROM) 12 in Fig. 3), and to enable said second portion of said bus (i.e., connect) when a data transfer is being performed with said second device (i.e., functional blocks 15 and 16 in Fig. 3; e.g., when a data transfer is performed between functional block (CPU) 11 and functional block 15 in Fig. 3); and control said switch for third device (i.e., functional blocks 17 and 18 in Fig. 3) disable said third portion of said bus (i.e., disconnection) when a data transfer is being performed with said second device (i.e., functional blocks 15 and 16 in Fig. 3; e.g., when a data transfer is performed between functional block (CPU) 11 and functional block 15 in Fig. 3), and to enable said third portion of said bus (i.e., connect) when a data transfer is being performed with said third portion of said bus (i.e., connect) when a data transfer is being performed between functional blocks 17 and 18 in Fig. 3; e.g., when a data transfer is performed between functional block (CPU) 11 and functional blocks 17 in Fig. 3).

5

10

15

20

Referring to claim 16, Nozuyama teaches said at least one switch controller (i.e., decoders in Fig. 3) comprises a plurality of switch controllers (i.e., decoders 4 and 4a in Fig. 3), one of said switch controllers (e.g., decoder 4 of Fig. 3) being configured to control said switch for said second device (i.e., decoder 4 controlling bus switch 3 for functional blocks 15 and 16 in Fig. 3), and another one of said switch controllers (e.g., decoder 4a of Fig. 3) being configured to control said switch for said third device (i.e., decoder 4a controlling bus switch 3a for functional blocks 17 and 18 in Fig. 3).

Referring to claim 17, Nozuyama teaches said switch (i.e., bus switch 3 of Fig. 3) for said second device (i.e., functional block 15 and 16 in Fig. 3) comprises a metal oxide semiconductor (i.e., CMOS switch circuit; See col. 6, lines 1-8) connected to said second portion of said bus (i.e., divisional bus 23 in Fig. 3), and said switch (i.e., bus switch 3a of Fig. 3) for said third device (i.e., functional block 17 and 18 in Fig. 3) comprises a MOS (i.e., said CMOS switch circuit) connected to said third portion of said bus (i.e., divisional bus 232 in Fig. 3).

Referring to claim 18, Nozuyama teaches said devices (i.e., functional blocks 11-20 in Fig. 3) are connected at respective points of said bus (See Fig. 3), such that said relative distances between said processor and said connection points of said devices increase as said operating speed of said respective devices decrease (See col. 3, lines 29-53; i.e., wherein in fact that the access frequency to a functional block connected to a divisional bus is defined in the unit of a pair of a functional block for outputting data to the divisional bus and a functional block for receiving data from the divisional bus implies that said relative distances between said processor and said connection points of said devices increase as said operating speed of said respective devices decrease).

7. Claims 2 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nozuyama [US 5,862,359 A] in view of Nakajima [JP 2000020459 A] and Kelley [US 6,134,621 A] as applied to claims 1, 6 and 10-18 above, and further in view of Cepulis et al. [US 6,061,754 A; hereinafter Cepulis].

10

15

20

Referring to claim 2, Nozuyama, as modified by Nakajima and Kelly, discloses all the limitations of the claim 2 including said device for high-speed access (i.e., FROM 2a, SRAM 2b of Rapid Access Field 2 in Fig. 1; Nakajima) and said devices for lower-speed access (i.e., I/O 3a and LAP-B 3b of Usual Access Field 3 in Fig. 1; Nakajima) are connected by said common bus (i.e., data bus 4 of Fig. 1; Nakajima) so as to be given priority for data transfer in order of decreasing access speed (See Nakajima, col. 7, lines 46-49; in fact, higher priority is given to a device in Rapid Access Field, e.g., SRAM 2b, by the bus switch and by the neighborhood of CPU); each of said switch circuits (i.e., each of bus switches 3 and 3a in Fig. 3; Nozuyama, and bus switch 5 in Fig. 1; Nakajima) being provided between mutually adjacent devices (i.e., between SRAM of Rapid Access Field and LAP-B of Usual Access Field; Nakajima) among said devices for high-speed access (i.e., devices for Rapid Access; Nakajima) and lower-speed access (i.e., devices for Usual Access; Nakajima) in order to turn on and off (i.e., connecting and cutting; Nakajima) said bus connection between said mutually adjacent devices among said plurality of devices (See Nakajima, col. 6, line 39 through col. 7, line 32), except that does not expressly teach said switching control circuit controlling said switch circuits in sequence so as to turn on said respective bus connections so as to enable access to devices of higher access speed before enabling access to devices of lower access speed.

Cepulis discloses a data bus having switch for selectively connecting and disconnecting devices to or from the bus (See Abstract and Fig. 8), wherein a device for high-speed access (e.g., Bus Agent 842 in Fig. 8) and devices for low-speed access (e.g., Bus Agents 843-846 in Fig. 8) are connected by a common bus (i.e., bus 810 of Fig. 8) so as to be given priority for data transfer in order of decreasing access speed (See col. 7, line 66 through col. 8, line 31); each of switch circuits (i.e., bus switches 851-854 in Fig. 8) being provided between mutually adjacent devices among said devices (i.e., said bus switches are located between mutually adjacent Bus Agents 842-846 in Fig. 8) for high-speed access and lower-speed access (See col. 8, lines 27-31) in order to turn on and off (i.e., close and open) a bus connection between said

5

10

15

20

mutually adjacent devices among said plurality of devices (i.e., closing/opening bus connections at bus switch 851, at bus switch 852, at bus switch 853 and at bus switch 854, See col. 6, line 39 through col. 7, line 32); a switch control circuit (i.e., means for controlling the state of the bus switch; See col. 2, line 57) controlling said switch circuits (i.e., bus switches) in sequence so as to turn on said respective bus connections so as to enable access to devices of higher access speed having a higher access speed (See col. 2, lines 42-60) before enabling access to devices of lower access speed (See col. 7, line 66 through col. 8, line 31).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have inclusively expanded the function of said control circuit (i.e., decoder; Nozuyama) for controlling said switch circuit, as disclosed by Nozuyama, as modified by Nakajima and Kelly, to the function of said control circuit (i.e., means for controlling the state of the bus switch) for controlling said switch circuits (i.e., plural bus switches), as disclosed by Cepulis, for the advantage of providing an ability to maximize data transfer rates on the bus (See Cepulis, col. 3, lines 16-18).

Referring to claim 7, Nozuyama, as modified by Nakajima and Kelly, discloses all the limitations of the claim 7 including connecting said device for high-speed access (i.e., FROM 2a, SRAM 2b of Rapid Access Field 2 in Fig. 1; Nakajima) and said devices for lower-speed access (i.e., I/O 3a and LAP-B 3b of Usual Access Field 3 in Fig. 1; Nakajima) by said common bus (i.e., data bus 4 of Fig. 1; Nakajima) so as give priority for data transfer to said connected devices in order of decreasing access speed (See Nakajima, col. 7, lines 46-49; in fact, higher priority is given to a device in Rapid Access Field, e.g., SRAM 2b, by the bus switch and by the neighborhood of CPU); providing each of said switch circuits (i.e., each of bus switches 3 and 3a in Fig. 3; Nozuyama, and bus switch 5 in Fig. 1; Nakajima) between mutually adjacent devices (i.e., between SRAM of Rapid Access Field and LAP-B of Usual Access Field; Nakajima) among said devices for high-speed access (i.e., devices for Rapid Access; Nakajima) and lower-speed access (i.e., devices for Usual Access; Nakajima) in order to turn on and off (i.e., connecting

5

10

15

20

and cutting; Nakajima) said bus connection between said mutually adjacent devices among said plurality of devices (See Nakajima, col. 6, line 39 through col. 7, line 32), except that does not expressly teach controlling said switch circuits in sequence so as to turn on said respective bus connections so as to enable access to devices of higher access speed before enabling access to devices of lower access speed.

Cepulis discloses a data bus having switch for selectively connecting and disconnecting devices to or from the bus (See Abstract and Fig. 8), wherein connecting a device for high-speed access and devices for low-speed access (e.g., Bus Agent 842 being connected to Bus Agents 843-846 in Fig. 8) by a common bus (i.e., bus 810 of Fig. 8) so as to be given priority for data transfer in order of decreasing access speed (See col. 7, line 66 through col. 8, line 31); providing each of switch circuits (i.e., bus switches 851-854 in Fig. 8) between mutually adjacent devices among said devices (i.e., said bus switches are located between mutually adjacent Bus Agents 842-846 in Fig. 8) for high-speed access and lower-speed access (See col. 8, lines 27-31) in order to turn on and off (i.e., close and open) a bus connection between said mutually adjacent devices among said plurality of devices (i.e., closing/opening bus connections at bus switch 851, at bus switch 852, at bus switch 853 and at bus switch 854, See col. 6, line 39 through col. 7, line 32); controlling said switch circuits (i.e., bus switches) in sequence so as to turn on said respective bus connections so as to enable access to devices of higher access speed having a higher access speed (See col. 2, lines 42-60) before enabling access to devices of lower access speed (See col. 7, line 66 through col. 8, line 31).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have inclusively expanded the function of said control circuit (i.e., decoder; Nozuyama) for controlling said switch circuit, as disclosed by Nozuyama, as modified by Nakajima and Kelly, to the function of said control circuit (i.e., means for controlling the state of the bus switch) for controlling said switch circuits (i.e., plural bus switches), as disclosed by Cepulis, for the advantage of providing an ability to maximize data transfer rates on the bus (See Cepulis, col. 3, lines 16-18).

١

10

15

20

8. Claims 3, 4, 8 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nozuyama [US 5,862,359 A] in view of Nakajima [JP 2000020459 A] and Kelley [US 6,134,621 A] as applied to claims 1, 6 and 10-18 above, and further in view of Tsukamoto [US 3,594,656].

Referring to claim 3, Nozuyama, as modified by Nakajima and Kelly, discloses all the limitations of the claim 3 including said switch control circuit (i.e., bus control section 8 of Fig. 1; Nakajima) controls each of said switch circuits (i.e., each of bus switches 3 and 3a in Fig. 3; Nozuyama, and bus switch 5 in Fig. 1; Nakajima) so as to turn on said bus connection (See Fig. 1; Nakajima), except that does not expressly teach said control circuit being configured to output, in sync with said common clock pulses, a data-transfer enable signal that enables transfer of data upon clapse of a fixed period of time after said switch control circuit controls each of said switch circuits so as to turn on said bus connection. Tsukamoto discloses an automatic clock frequency-switching system (See Fig. 1 and Abstract), wherein a control circuit (i.e., clock frequency control 16 of Fig. 1) is configured to output, in sync with common clock pulses (i.e., clock signal), a data-transfer enable signal (i.e., frequency-switching signal via line 19c in Fig. 1) that enables transfer of data (See col. 2, lines 68-72) upon clapse of a fixed period of time (i.e., predetermined time has been clapsed; See col. 4, lines 43-51) after a switch control circuit (i.e., clock frequency control 19 of Fig. 1) controls a switch circuit (i.e., frequency selector 12 of Fig. 1; See col. 2, lines 63-68).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said automatic clock frequency-switching system, as disclosed by Tsukamoto, in said integrated circuit, as disclosed by Nozuyama, as modified by Nakajima and Kelly, so as said changed common clock to be effected upon elapse of a fixed period of time (i.e., predetermined time) after said control circuit controls said switch circuit so as to turn on said bus connection for the advantage of obviating any drawbacks caused by a variation of frequency over a wide range (See Tsukamoto, col. 1, lines 42-57).

10

15

20

Referring to claim 8, Nozuyama, as modified by Nakajima and Kelly, discloses all the limitations of the claim 8 including controlling each of said switch circuits (i.e., each of bus switches 3 and 3a in Fig. 3; Nozuyama, and bus switch 5 in Fig. 1; Nakajima) to turn on said bus connection (See Fig. 1; Nakajima), except that does not expressly teach outputting, in sync with said common clock pulses, a data-transfer enable signal that enables transfer of data upon a fixed period of time elapsing after controlling each of said switch circuits to turn on said bus connection.

Tsukamoto discloses an automatic clock frequency-switching system (See Fig. 1 and Abstract), wherein outputting (i.e., a control circuit being configured to output clock frequency control 16 in Fig. 1), in sync with common clock pulses (i.e., clock signal), a data-transfer enable signal (i.e., frequency-switching signal via line 19c in Fig. 1) that enables transfer of data (See col. 2, lines 68-72) upon a fixed period of time elapsing (i.e., predetermined time has been elapsed; See col. 4, lines 43-51) after controlling controls a switch circuit (i.e., clock frequency control 19 controls frequency selector 12 in Fig. 1; See col. 2, lines 63-68).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said automatic clock frequency-switching system, as disclosed by Tsukamoto, in said integrated circuit, as disclosed by Nozuyama, as modified by Nakajima and Kelly, so as said changed common clock to be effected upon elapse of a fixed period of time (i.e., predetermined time) after said control circuit controls said switch circuit so as to turn on said bus connection for the advantage of obviating any drawbacks caused by a variation of frequency over a wide range (See Tsukamoto, col. 1, lines 42-57).

Referring to claims 4 and 9, Tsukamoto teaches output timing (i.e.,  $T_e$  in Fig. 2) said data-transfer enable signal (i.e., frequency-switching end signal 19c in Fig. 2) output from said output circuit (i.e., clock frequency control 19 of Fig. 2) differs in dependence upon said access speeds of said devices (in fact, said output timing  $T_e$  is differing in dependence upon a new clock speed in  $\alpha$  and  $\beta$  phases because

10

the predetermined time is consisted of  $T_b$  and  $T_c$ , which are in time dependence upon said newly changed clock speed in  $\alpha$  and  $\beta$  phases in Fig. 2).

#### Response to Arguments

9. Applicant's arguments filed on 2<sup>nd</sup> of June 2004 have been fully considered but they are not persuasive.

In response to the Applicant's argument with respect to "...Each of independent claims and 6 recites that the switch circuits are controlled to turn off the bus connection between the high-speed access device and each of the lower-speed access devices when data is transferred to the high-speed access device, and turn on the bus connection when data is transferred to at least one of the lower-speed access devices. Applicant respectfully submits that Cepulis fails to disclose these features, ... Furthermore, Cepulis provides no disclosure that the agents connected by the switches are configured for different access speeds. Instead, Cepulis each agent is dependent upon the operating the operating frequency of the PCI bus to which is connected. ..." on the Response page 14, line 3 through page 15, line 20, the Examiner believes that the Applicant misinterprets the claim rejection.

The Applicant essentially argues that Cepulis doesn't teach the above argued elements. However,

Nozuyama suggests a plurality of switches (i.e., bus switches) are controlled by corresponding decoders

(i.e., bus switch controllers) based on which particular functional block (i.e., device) is subject to data

transfer, and Nakajima suggests the devices connected by the bus switch is configured for different access
speeds. Therefore, the combination of Nozuyama, Nakajima and Kelly, with clearly pointing out rationale
for appropriate combination of the references, suggests all the recited limitations of the claimed invention
in the instant application.

Especially, the Examiner's conclusion of obviousness for the 35 USC §103(a) rejection in the prior and the instant Office Action established a *prima facie* case of obviousness meeting the three basic criteria of the M.P.E.P. 2143.03 (8<sup>th</sup> ed. 2001).

Furthermore, the Examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir.

- 5 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992).
  - Thus, the Applicant's argument on this point is not persuasive.
  - 10. Applicant's arguments with respect to claims 1-4, 6 and newly added claims have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

10 11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
Fukushima et al. [JP 404308957 A] disclose a computer system.

Wertheim et al. [US 6,662,260 B1] disclose electronic circuits with dynamic bus partitioning.

Yamanoi et al. [US 6,141,717 A] disclose microcomputer having bus isolation means for selectively coupling an external bus to either a memory bus or a peripheral bus for testing of memory and peripheral circuits.

Neal et al. [US 6,237,057 B1] disclose method and apparatus for PCI slot expansion via electrical isolation.

Schoellkopf et al. [US 4,922,409] disclose bus control device comprising a plurality of isolatable segments.

20 12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 703-305-5950. The examiner can normally be reached on 9:30am - 5:30pm.

Application/Control Number: 09/852,683

Art Unit: 2112

RCE Non-Final Office Action

Page 20

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pairdirect.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

10

5

Christopher E. Lee Examiner Art Unit 2112

cel/ CEC

Primary Patent Examiner Technology Center 2100